Debian logoDebian Screenshots >

covered

Verilog code coverage analysis tool

Description

Covered is a Verilog code coverage utility that reads in a Verilog design and a generated VCD/LXT dumpfile from that design and generates a coverage file that can be merged with other coverage files or used to create a coverage report. Covered also contains the GUI coverage report utility that reads in a coverage file to allow interactive coverage discovery. Areas of coverage measured by Covered are: line, toggle, memory, combinational logic, FSM state/state-transition and assertion coverage.

Upload more screenshots

Please help extend the collection of screenshots. Just make a screenshot and upload it here. You don't need to register or anything.


Homepage

http://covered.sourceforge.net/


Statistics

17 other people were interested in this package here. The newest known version of this software is 0.7.10-3 (Information last updated 3 days ago.)