verilator

fast free Verilog simulator

Description

Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams.

Upload more screenshots

Please help extend the collection of screenshots. Just make a screenshot and upload it here. You don't need to register or anything.

Upload a screenshot

Hint: upload an image here from your clipboard with Ctrl-V


Homepage

http://www.veripool.org/wiki/verilator


Install this software package

If the package is available for the distribution you are currently using on your computer then install the software by clicking on…

Install verilator

Cookies help us deliver our services. By using our services, you agree to our use of cookies. Learn more