Debian logoDebian Screenshots >

yosys

Framework for Verilog RTL synthesis

basic synthesis in interactive mode
basic synthesis in interactive mode
from version 0.7-5

Description

This is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.

Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base.

Upload more screenshots

Please help extend the collection of screenshots. Just make a screenshot and upload it here. You don't need to register or anything.


Homepage

http://www.clifford.at/yosys


Statistics

2834 other people were interested in this package here. The newest known version of this software is 0.8-1 (Information last updated about 12 hours ago.)