yosys-tests
Framework for Verilog RTL synthesis (testsuite)
Description
Yosys is a framework for Verilog RTL synthesis. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains. Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base. This package contains scripts for running the yosys testsuite.Upload more screenshots
Please help extend the collection of screenshots. Just make a screenshot and upload it here. You don't need to register or anything.
Upload a screenshotHint: upload an image here from your clipboard with Ctrl-V
Homepage
https://github.com/YosysHQ/yosys
Install this software package
If the package is available for the distribution you are currently using on your computer then install the software by clicking on…
Install yosys-tests